|
Abstract The performability metric is commonly used in Networks‐on‐Chip (NoC)‐based systems to represent their abilities to successfully complete specific tasks in finite time intervals. In this paper, we present a novel topology‐based performability model for NoC‐based systems. The model is used to evaluate the performability of NoC‐based systems at early design phases. A comparative study of nine commonly used network architectures is performed using the proposed model. The purpose of the study is to explore the impact of the network topology on the performability of NoC‐based systems. Using the output from this study, a new methodology is proposed to improve the performability of a given application at early design phases. In this methodology, a joint consideration of five design parameters (network topology, target application traffic distribution, mapping of processing elements, noise power, and voltage swing) is carried out. Using the proposed methodology, designers can select the optimal topology for a given application that maximizes system performability. The effectiveness of the proposed methodology in determining the optimal topology is verified by experimental work and validated through a case study of a video application. Copyright © 2010 John Wiley & Sons, Ltd. This paper presents a new methodology to acquire the optimum topology architecture that achieves maximum performability for a given application. The proposed methodology considers five design parameters (network topology, target application traffic distribution, mapping of processing elements, noise power, and voltage swing) simultaneously aiming at maximizing NoC performability at early design phases. The effectiveness of the proposed methodology in determining the optimal topology is verified by experimental work and validated through a case study of an VOPD application. Copyright © 2010 John Wiley & Sons, Ltd.
|
